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Abstrat
Mo, Pt, Pt/Mo and Pt/Ti thin lms have been deposited onto Si and SiO2 sub-
strates by RF sputtering and annealed in the YBa2Cu3O7−δ growth onditions. The
eet of annealing on the sheet resitane of unpatterned layers was measured. A
Pt-based multilayered metallization for the PMOS devies was proposed and tested
for the monolithi integration of PMOS devies and YBCO sensors on the same
silion substrate. The best results were obtained with a Pt/Ti/Mo-siliide struture
showing 0.472 Ω✷ interonnet sheet resistivity and 2 × 10
−4 Ω·cm2 spei ontat
resistivity after annealing for 60 minutes at 700◦C in 0.5 mbar O2 pressure.
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1 Introdution
The nal goal of this work is to ombine superonduting YBa2Cu3O7−δ
(YBCO) mirobolometers and semionduting preampliers on the same sil-
ion substrate in order to enhane the overall sensor performanes. Plaing
the readout eletronis at 77 K as lose as possible to the detetor has several
advantages [3,9℄. The short distanes between sensors and eletronis prevent
noise pikup from the environment and the ross talk between lines in the
ase of sensor mutiplexing [1℄. Furthermore, the sensor system dimensions are
redued, the eletroni white noise an be lowered and the stati performanes
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are enhaned [2℄. Beause of the instable nature of YBCO, the superondut-
ing devies have to be proessed at the nal step. The deposition onditions of
high quality YBCO layers on silion have been desribed in [4℄. The semion-
duting devies notably have to withstand annealing at temperatures around
700
◦
C in oxygen atmosphere (during YBCO deposition the substrate holder
is held at 700
◦
C/30 mn/0.5 mBar O2 pressure followed by a plateau at 500
◦
C
/30 mn/700 mBar O2 pressure). In our experiments a simple aademi PMOS
tehnology was used where we replaed the standard Al metallization buy a
multilayer one. Setion 2 presents the eets of the annealing temperature
and ambient atmosphere on the seleted metalli layers (Pt, Mo, Ti) and
some ombination of them. A Pt-based multilayered metallization system is
then proposed and tested in setion 3.
2 Thermal stability of unpatterned metalli layers
We deposited metalli thin lms on both 10Ω Boron-doped silion and oxi-
dized silion wafers by RF sputtering. Three pure metal targets were used:
Mo, Pt and Ti. The Si and SiO2 substrates were ultrasonially leaned us-
ing organi solutions before loading into the sputtering hamber. The base
pressure of the hamber was about 10−6 mbar. Mo and Pt/Mo layers were de-
posited onto substrates at room temperature. The Pt and Pt/Ti layers were
prepared in situ onto heated substrates at 450◦C for Ti and 550◦C for Pt (see
details in [8℄). Samples were eletrially haraterized as-deposited and after
annealing for 60 minutes either in a 10−4 mbar vauum or at 0.5 mbar oxy-
gen pressure in the laser ablation hamber used for the YBCO growth.The
heater is a radiative resistane and the samples are heated from the bak side.
The temperature of the substrate holder was xed at 700◦C, whih means a
sample temperature around 750◦C. The sheet resistane of the metalli lay-
ers was measured using the ollinear four-probe tehnique with a HP4156B
tester [6℄. Results are reported in Tab. 1, where ross means non-measurable
sheet resistane. Qualitative bibliographi data on known interations with
substrate (from [5℄) are added for omparison in olumns A and B of Tab.
1. Our results are onsistent with bibliographi data. We onentrate on the
eet of the annealing in oxygen. Only Pt layers show a lower resistane after
annealing in O2 both on Si and SiO2 substrates. However, the adhesion of Pt
on SiO2 was not reproduible. The sheet resistane of Pt/Ti layers deposited
on SiO2 is not degraded. At last, Pt/Mo on Si ould also be a good andidate.
From these preliminary measurements it appears that a Pt-based multilayered
system should be developed for our PMOS devies in order to withstand the
YBCO growth onditions.
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Layers Thikness As A Interation B Oxidation
deposited with substrates resistane
nm Ω/✷ Ω/✷ f. [5℄ Ω/✷ f. [5℄
Al/SiO2 150 0.113 × yes × poor
Pt/Si 270 17.5 0.463 yes 3.82 poor
Pt/SiO2 270 16.7 0.457 no 0.741 good
Mo/Si 260 29.0 23.2 yes 28.8 good
Mo/SiO2 260 22.2 22.0 ? ∞ poor
Pt/Ti/Si 280 2.92 × yes × poor
Pt/Ti/SiO2 280 0.76 0.72 no 0.72 good
Pt/Mo/Si 310/90 1.13 0.550 yes 0.455 good
Pt/Mo/SiO2 260/260 1.64 6.25 no × poor
Table 1
Sheet resistane of layers as-deposited, after annealing at 700◦C for 60 minutes A:
in vauum (10−4 mbar) and B: in oxygen atmosphere (0.5 mbar O2 pressure). Qual-
itative data from [5℄ on the top layer interations with the substrates are added
in olumn A and the oxidation resistane property in olumn B. The possible reli-
able system good andidates for interonnetions are shown in bold. Thikness were
measured with an Alpha-Step 200 tool.
3 Complete devies haraterization
Based on above reported preliminary measurements and bibliographi data
about near-noble and refratory metal siliides formation (f. Tab. 2), we
set up a multilevel metallization proess. We deided to form the interon-
net and gate metallization with Pt/Ti bilayers (the Ti layer promotes the
adhesion of the Pt top layer on SiO2) and the ohmi-ontat onto silion
(drain and soure transistor terminals) with Mo-siliide. The sketh of these
operations is illustrated in Fig. 1. THe original Al metallization was removed
by hemial ething. At step 1, the Si ontat windows were leaned by a
HNO3 buered HF solution in order to remove the native oxide. In the se-
ond step, a 200 nm thik Mo layer was deposited at ambient temperature by
sputtering and the ontat geometries were dened by photolithography and
hemial ething (H2SO4:HNO3:H2O). An annealing at 600
◦
C for 60 minutes
in vauum was then performed in order to form the Mo siliide interlayer (step
3). At step 4, unreated Mo was removed by hemial ething and a Pt/Ti
bilayer was sputtered as desribed in setion 2. The ontat geometries and
the interonnetion lines were patterned by photolithography and ion ething
(step 6). The YBCO proess step was simulated by annealing the samples at
3
Properties Near-noble Metal Refratory Metal
1st Phase Formation M2Si MSi2
Least Resistive Phase MSi MSi2
Formation temperature 200◦C 600◦C
Growth Rate x2 ∝ T x ∝ T
Dominant Diusion Speies Metal Si
Table 2
Comparison of near-noble metal siliides and refratory metal siliides properties
from [7℄.
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Step 6
SiO2
Step 1
Step 2
Step 3
Pt
Ti
Mo-Siliide
Ion Plasma Ething
Photoresist mask lm
Si
P-doped Si
b-HF
Mo
Mo
Mo-Siliide
Interfae
Figure 1. Shemati sketh of tested metallization proess: 1-removal of native ox-
ide on Si ontat windows, 2-Sputtering, ontat lithography and hemial ething
of ≈ 200nm Mo layer, 3-600◦C/60 minutes/vauum annealing, 4-Removal of un-
reated Mo, 5-Sputtering of Pt/Ti layers, 6-Lithography of interonnet and gate
metallizations and ion ething.
700◦C for 60 minutes in 0.5 mbar O2 pressure.
The metal sheet resistivity was measured on the patterned 50 µm wide and
880 or 3260 µm long lines (Fig. 2a). In g. 2b, one sees the 14-metal/Si ontat
hain labelled D. The area of eah ontat is 80 µm wide (W) and 10 µm long
(L). The ontat resistane, Rc is related to the measured resistane, Rmeasured
by relation 1.
Rc =
1
14
(
Rmeasured − 7×
Rsheet × L
W
)
(1)
Rsheet is the boron doped silion resistane per square. The spei ontat
resistane, ρc = Rc · A, is over-estimated beause the geometri areas A are
always larger than the eetive ontat areas. Without the thin Mo siliide
layer, we systematially got non-ohmi ontats. Table 3 summarizes the re-
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F 200 µm
   
  
D
E
100 µm
A B C
L/W = 33/100µ L/W = 10/30µ
L/W = 10/2X500µm
L/W = 5/15µm
(a) (b)
Figure 2. Optial photographies of all patterned gures and devies used for samples
haraterization. In (a), F Patterns are metal lines. In (b), A, B, C, and E devies
are PMOS eld-eet transistors, D devie is a 14-ontats hain.
sults. Sheet resistane values are onsistent with Tab. 1 and the spei ontat
resistivity is one order larger than what is obtained with Al ontats. We -
nally present in Fig. 3 the Id (V gs) urves of a PMOS transistor (devie C
on Fig. 2b) with a Pt/Ti/Mo-siliide metallization system before and after
annealing. The urve for an Al metallized PMOS transistor is reported for
omparison. The threshold voltage of our modied devie is higher than the
Al metallized one. Higher serie resistanes and gate metallization resistanes
and impurities diusion into the gate oxyde during our metallization proess
an explain the high level of the threshold voltage.
4 Conlusion
A Pt/Ti/Mo-siliide multilayered system showed 0.472Ω/✷ interonnet sheet
resitivity and 2 10 ×−4 Ω·m2 spei ontat resistivity after annealing for
60 minutes at 700◦C in 0.5 mbar O2 pressure. PMOS transistors were fabri-
ated with suh a metallization proedure. Altough the devie harateristis
don't be similar to the onventional ones, thus demonstrating a rst step of a
monolithi integration of semionduting/YBCO superonduting devies on
silion. The next tehnologial step to be demonstrated is the interonnetions
between a semionduting devie and a superonduting one.
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Steps (f. g. 1) 2 3 6 After annealing
700◦C/60 mn/0.5 mbar O2 pressure
Rsheet (Ω/✷) - - 0.569 0.472
ρc (Ω · cm
2
) Non-ohmi 0.01 4× 10−4 2× 10−4
Table 3
Comparison of the sheet resistivity (Rsheet) and the spei ontat resistivity (ρc)
at eah step of the metallization proess desribed in Fig. 1.
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With the as-deposeted Pt/Ti/Mo metallization
With the Pt/Ti/Mo metallization annealed
at 600
◦
C/60 minutes/0.5 mbar O2 pressure
onventional Al metallized devie.
metallized devies and at 5V for the
the measurements on the Pt/Ti/Mo
Drain polarizations were set at 10V for
With a onventional Al metallization
Figure 3. Drain urrent versus gate voltage urves of the C PMOS transistor devie
with a Pt/Ti/Mo-siliide metallization system before and after annealing. An Al
metallized PMOS Charateristi is added for omparison.
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